GaAs high-speed data transfer network for a parallel processing system

Yoshiaki Kitaura, Atushi Kameyama, Toshiyuki Terada, Naotaka Uchitomi, Takeshi Miyagi, Toshio Sudo, Akira Maeda

研究成果: Paper

抜粋

A GaAs high-speed data transfer network connecting multiple processor units (PUs) has been successfully developed in a module with 8-b slice GaAs bus logic (BL) LSIs, which fully functioned at more than 100 MHz. The GaAs multichip module consists of 12 GaAs BL LSIs in a 3 × 4 matrix. In the parallel processing system, a 4-Gb/s data transfer data (32 b × 120 MHz) can be realized by four stacked modules of 48 GaAs BLs.

元の言語English
ページ195-198
ページ数4
出版物ステータスPublished - 1990 10 1
イベント12th Annual IEEE Gallium Arsenide Integrated Circuit Symposium - GaAs IC - New Orleans, LA, USA
継続期間: 1990 10 71990 10 10

Other

Other12th Annual IEEE Gallium Arsenide Integrated Circuit Symposium - GaAs IC
New Orleans, LA, USA
期間90/10/790/10/10

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

フィンガープリント GaAs high-speed data transfer network for a parallel processing system' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Kitaura, Y., Kameyama, A., Terada, T., Uchitomi, N., Miyagi, T., Sudo, T., & Maeda, A. (1990). GaAs high-speed data transfer network for a parallel processing system. 195-198. 論文発表場所 12th Annual IEEE Gallium Arsenide Integrated Circuit Symposium - GaAs IC, New Orleans, LA, USA, .