Hierarchical symbolic design methodology for large-scale data paths

Kimiyoshi Usami, Yukio Sugeno, Nobu Matsumoto, Shojiro Mori

研究成果: Article

抜粋

A symbolic layout methodology for large-scale data paths is proposed. A gate-level symbolic expression, the logic transformation diagram, is adopted as a layout input. A mask layout is automatically generated from the symbolic expression. A hierarchical design method is used in combination with a bit-slice regular structure and a performance-determining irregular structure. A 1-b field of the bit-slice structure is designed symbolically and then compacted, and finally the entire data path is generated. Performance-determining irregular macrocells, such as adders with carry-look-ahead (CLA) circuits, are handcrafted independently and combined with the entire data path at the final step. To achieve high density and high performance, effort is focused on optimizing the layout of the 1-b field. Iteration of the editing and compaction loop can be executed in a short turnaround time (TAT). By the proposed methodology, a data path containing 21K transistors in a 32-b microprocessor has been successfully produced. Design productivity has been increased tenfold, achieving a layout density equivalent to that of the handcrafted design.

元の言語English
ページ(範囲)381-385
ページ数5
ジャーナルIEEE Journal of Solid-State Circuits
26
発行部数3
DOI
出版物ステータスPublished - 1991 3
外部発表Yes

    フィンガープリント

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

これを引用