High-speed low-power tri-state driver flip-flop for sub-1 V supply voltage GaAs heterojunction FET LSIs

Tadashi Maeda; Keiichi Numata; Masatoshi Tokushima; Masaoki Ishikawa; Muneo Fukaishi; Hikaru Hida; Yasuo Ohno

High-speed low-power tri-state driver flip-flop for sub-1 V supply voltage GaAs heterojunction FET LSIs

Tadashi Maeda, Keiichi Numata, Masatoshi Tokushima, Masaoki Ishikawa, Muneo Fukaishi, Hikaru Hida, Yasuo Ohno

研究成果: Chapter

抄録

This paper describes a new GaAs static flip-flop, called TD-FF (Tri-state Driver Flip-Flop), for ultra-low supply voltage GaAs heterojunction FET LSIs. The TD-FF operates at a data rate of 10 Gbps with 18 mW power consumption at 0.8 V supply voltage. The 10 Gbps power consumption is 1/5 of the minimum value ever reported for D-FFs (Delay-type Flip-Flops). The authors also demonstrate a 1/8 static frequency divider IC using the TD-FF configuration. This IC operates up to 10 GHz with 38 mW at 0.8 V supply voltage.

本文言語	English
ホスト出版物のタイトル	NEC Research and Development
ページ	157-164
ページ数	8
巻	36
版	1
出版ステータス	Published - 1995 1月 1
外部発表	はい

ASJC Scopus subject areas

電子工学および電気工学

他のファイルとリンク

引用スタイル

@inbook{731e0cb333c24cddb439c0559159c15e,

title = "High-speed low-power tri-state driver flip-flop for sub-1 V supply voltage GaAs heterojunction FET LSIs",

abstract = "This paper describes a new GaAs static flip-flop, called TD-FF (Tri-state Driver Flip-Flop), for ultra-low supply voltage GaAs heterojunction FET LSIs. The TD-FF operates at a data rate of 10 Gbps with 18 mW power consumption at 0.8 V supply voltage. The 10 Gbps power consumption is 1/5 of the minimum value ever reported for D-FFs (Delay-type Flip-Flops). The authors also demonstrate a 1/8 static frequency divider IC using the TD-FF configuration. This IC operates up to 10 GHz with 38 mW at 0.8 V supply voltage.",

author = "Tadashi Maeda and Keiichi Numata and Masatoshi Tokushima and Masaoki Ishikawa and Muneo Fukaishi and Hikaru Hida and Yasuo Ohno",

year = "1995",

month = jan,

day = "1",

language = "English",

volume = "36",

pages = "157--164",

booktitle = "NEC Research and Development",

edition = "1",

}

TY - CHAP

T1 - High-speed low-power tri-state driver flip-flop for sub-1 V supply voltage GaAs heterojunction FET LSIs

AU - Maeda, Tadashi

AU - Numata, Keiichi

AU - Tokushima, Masatoshi

AU - Ishikawa, Masaoki

AU - Fukaishi, Muneo

AU - Hida, Hikaru

AU - Ohno, Yasuo

PY - 1995/1/1

Y1 - 1995/1/1

N2 - This paper describes a new GaAs static flip-flop, called TD-FF (Tri-state Driver Flip-Flop), for ultra-low supply voltage GaAs heterojunction FET LSIs. The TD-FF operates at a data rate of 10 Gbps with 18 mW power consumption at 0.8 V supply voltage. The 10 Gbps power consumption is 1/5 of the minimum value ever reported for D-FFs (Delay-type Flip-Flops). The authors also demonstrate a 1/8 static frequency divider IC using the TD-FF configuration. This IC operates up to 10 GHz with 38 mW at 0.8 V supply voltage.

AB - This paper describes a new GaAs static flip-flop, called TD-FF (Tri-state Driver Flip-Flop), for ultra-low supply voltage GaAs heterojunction FET LSIs. The TD-FF operates at a data rate of 10 Gbps with 18 mW power consumption at 0.8 V supply voltage. The 10 Gbps power consumption is 1/5 of the minimum value ever reported for D-FFs (Delay-type Flip-Flops). The authors also demonstrate a 1/8 static frequency divider IC using the TD-FF configuration. This IC operates up to 10 GHz with 38 mW at 0.8 V supply voltage.

UR - http://www.scopus.com/inward/record.url?scp=0029228568&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029228568&partnerID=8YFLogxK

M3 - Chapter

AN - SCOPUS:0029228568

VL - 36

SP - 157

EP - 164

BT - NEC Research and Development

ER -

High-speed low-power tri-state driver flip-flop for sub-1 V supply voltage GaAs heterojunction FET LSIs

抄録

ASJC Scopus subject areas

他のファイルとリンク

フィンガープリント

引用スタイル