Hum noise suppression using an on-chip N-path notch filter

Nicodimus Retdian, Khilda Afifah

研究成果: Conference contribution

抄録

This paper proposes an on-chip implementation of N-path notch filter for hum noise suppression. The suppression of hum noise frequency at 50 or 60 Hz requires a filter with a large time constant. The conventional N-path notch filter requires a total capacitance in the order of micro-Farads. A fully SC topology is utilized to reduce the total capacitance down to 213pF and thus enable an on-chip implementation of the filter. Simulation results show a hum noise suppression by 62.94dB with a filter notch bandwidth of 1.13Hz. The integrated output noise of the filter is 49.67µVrms.

本文言語English
ホスト出版物のタイトルICECS 2020 - 27th IEEE International Conference on Electronics, Circuits and Systems, Proceedings
出版社Institute of Electrical and Electronics Engineers Inc.
ISBN(電子版)9781728160443
DOI
出版ステータスPublished - 2020 11 23
イベント27th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2020 - Glasgow, United Kingdom
継続期間: 2020 11 232020 11 25

出版物シリーズ

名前ICECS 2020 - 27th IEEE International Conference on Electronics, Circuits and Systems, Proceedings

Conference

Conference27th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2020
CountryUnited Kingdom
CityGlasgow
Period20/11/2320/11/25

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

フィンガープリント 「Hum noise suppression using an on-chip N-path notch filter」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル