Hybrid design of dual Vth and power gating to reduce leakage power under Vth variations

Toshiaki Shirai, Kimiyoshi Usami

研究成果: Conference contribution

2 引用 (Scopus)

抄録

Increase in leakage power and Vth variation is a critical concern in leading-edge CMOS technology. Traditional dual Vth design with the worst corner model becomes difficult to achieve for low leakage because delay variation of high Vth cell is increased significantly by Vth variation. In this paper, we demonstrated that a power gated cell is more tolerant in delay variation than high Vth cell in 45nm technology. We propose hybrid design technique to use power gated cells in the dual Vth circuit to reduce standby leakage without causing performance degradation. Also, we developed an optimization methodology based on simulated annealing. The proposed technique was applied to ISCAS'85 benchmark circuits. Standby leakage power was reduced by 44% on average over the conventional dual Vth design.

元の言語English
ホスト出版物のタイトル2008 International SoC Design Conference, ISOCC 2008
1
DOI
出版物ステータスPublished - 2008
イベント2008 International SoC Design Conference, ISOCC 2008 - Busan
継続期間: 2008 11 242008 11 25

Other

Other2008 International SoC Design Conference, ISOCC 2008
Busan
期間08/11/2408/11/25

Fingerprint

Networks (circuits)
Simulated annealing
Degradation

ASJC Scopus subject areas

  • Hardware and Architecture
  • Software

これを引用

Shirai, T., & Usami, K. (2008). Hybrid design of dual Vth and power gating to reduce leakage power under Vth variations. : 2008 International SoC Design Conference, ISOCC 2008 (巻 1). [4815634] https://doi.org/10.1109/SOCDC.2008.4815634

Hybrid design of dual Vth and power gating to reduce leakage power under Vth variations. / Shirai, Toshiaki; Usami, Kimiyoshi.

2008 International SoC Design Conference, ISOCC 2008. 巻 1 2008. 4815634.

研究成果: Conference contribution

Shirai, T & Usami, K 2008, Hybrid design of dual Vth and power gating to reduce leakage power under Vth variations. : 2008 International SoC Design Conference, ISOCC 2008. 巻. 1, 4815634, 2008 International SoC Design Conference, ISOCC 2008, Busan, 08/11/24. https://doi.org/10.1109/SOCDC.2008.4815634
Shirai, Toshiaki ; Usami, Kimiyoshi. / Hybrid design of dual Vth and power gating to reduce leakage power under Vth variations. 2008 International SoC Design Conference, ISOCC 2008. 巻 1 2008.
@inproceedings{ac38d1eb54b34d40bf6f5cb3ae87f00b,
title = "Hybrid design of dual Vth and power gating to reduce leakage power under Vth variations",
abstract = "Increase in leakage power and Vth variation is a critical concern in leading-edge CMOS technology. Traditional dual Vth design with the worst corner model becomes difficult to achieve for low leakage because delay variation of high Vth cell is increased significantly by Vth variation. In this paper, we demonstrated that a power gated cell is more tolerant in delay variation than high Vth cell in 45nm technology. We propose hybrid design technique to use power gated cells in the dual Vth circuit to reduce standby leakage without causing performance degradation. Also, we developed an optimization methodology based on simulated annealing. The proposed technique was applied to ISCAS'85 benchmark circuits. Standby leakage power was reduced by 44{\%} on average over the conventional dual Vth design.",
keywords = "Dual Vth, Leakage current, Low power, MTCMOS, Power gating, Vth variation",
author = "Toshiaki Shirai and Kimiyoshi Usami",
year = "2008",
doi = "10.1109/SOCDC.2008.4815634",
language = "English",
isbn = "9781424425990",
volume = "1",
booktitle = "2008 International SoC Design Conference, ISOCC 2008",

}

TY - GEN

T1 - Hybrid design of dual Vth and power gating to reduce leakage power under Vth variations

AU - Shirai, Toshiaki

AU - Usami, Kimiyoshi

PY - 2008

Y1 - 2008

N2 - Increase in leakage power and Vth variation is a critical concern in leading-edge CMOS technology. Traditional dual Vth design with the worst corner model becomes difficult to achieve for low leakage because delay variation of high Vth cell is increased significantly by Vth variation. In this paper, we demonstrated that a power gated cell is more tolerant in delay variation than high Vth cell in 45nm technology. We propose hybrid design technique to use power gated cells in the dual Vth circuit to reduce standby leakage without causing performance degradation. Also, we developed an optimization methodology based on simulated annealing. The proposed technique was applied to ISCAS'85 benchmark circuits. Standby leakage power was reduced by 44% on average over the conventional dual Vth design.

AB - Increase in leakage power and Vth variation is a critical concern in leading-edge CMOS technology. Traditional dual Vth design with the worst corner model becomes difficult to achieve for low leakage because delay variation of high Vth cell is increased significantly by Vth variation. In this paper, we demonstrated that a power gated cell is more tolerant in delay variation than high Vth cell in 45nm technology. We propose hybrid design technique to use power gated cells in the dual Vth circuit to reduce standby leakage without causing performance degradation. Also, we developed an optimization methodology based on simulated annealing. The proposed technique was applied to ISCAS'85 benchmark circuits. Standby leakage power was reduced by 44% on average over the conventional dual Vth design.

KW - Dual Vth

KW - Leakage current

KW - Low power

KW - MTCMOS

KW - Power gating

KW - Vth variation

UR - http://www.scopus.com/inward/record.url?scp=69949089010&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=69949089010&partnerID=8YFLogxK

U2 - 10.1109/SOCDC.2008.4815634

DO - 10.1109/SOCDC.2008.4815634

M3 - Conference contribution

AN - SCOPUS:69949089010

SN - 9781424425990

VL - 1

BT - 2008 International SoC Design Conference, ISOCC 2008

ER -