Leakage power Reduction for coarse grained dynamically reconfigurable processor arrays with fine grained power Gating technique

Yoshiki Saito, Tomoaki Shirai, Takuro Nakamura, Takashi Nishimura, Yohei Hasegawa, Satoshi Tsutsumi, Toshihiro Kashima, Mitsutaka Nakata, Seidai Takeda, Kimiyoshi Usami, Hideharu Amano

研究成果: Conference contribution

15 被引用数 (Scopus)

フィンガープリント

「Leakage power Reduction for coarse grained dynamically reconfigurable processor arrays with fine grained power Gating technique」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

Engineering & Materials Science