Level-Shifter-Less Approach for Multi-VDD SoC Design to Employ Body Bias Control in FD-SOI

Kimiyoshi Usami, Shunsuke Kogure, Yusuke Yoshida, Ryo Magasaki, Hideharu Amano

研究成果: Conference contribution

抄録

Level shifters to convert signal swings from low-voltage (VDDL) to high-voltage (VDDH) are required at the boundary of voltage domains in SoC employing multiple supply voltages. However, they cost delay, power and area in addition to increasing the complexity of physical design. This paper proposes a level-shifter-less (LSL) approach to use a reverse body bias (RBB) at pMOS transistors in the VDDH domain and superior threshold-voltage modulation capability of FD-SOI devices. Simulation results and measurements of a fabricated chip showed that the chip applying the LSL approach correctly operates at VDDL = 0.6 V and VDDH = 1.2 V under 2 V pMOS RBB while suppressing the static dc current in the VDDH domain. We also demonstrate that adaptive RBB control for pMOS can maintain effectiveness of this approach under process and temperature variations.

元の言語English
ホスト出版物のタイトルVLSI-SoC
ホスト出版物のサブタイトルOpportunities and Challenges Beyond the Internet of Things - 25th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017, Revised and Extended Selected Papers
編集者José Monteiro, Ibrahim Abe M. Elfadel, Matteo Sonza Reorda, H. Fatih Ugurdag, Michail Maniatakos, Ricardo Reis
出版者Springer New York LLC
ページ1-21
ページ数21
ISBN(印刷物)9783030156626
DOI
出版物ステータスPublished - 2019 1 1
イベント25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017 - Abu Dhabi, United Arab Emirates
継続期間: 2017 10 232017 10 25

出版物シリーズ

名前IFIP Advances in Information and Communication Technology
500
ISSN(印刷物)1868-4238

Other

Other25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017
United Arab Emirates
Abu Dhabi
期間17/10/2317/10/25

Fingerprint

Costs
Simulation
Temperature

ASJC Scopus subject areas

  • Information Systems and Management

これを引用

Usami, K., Kogure, S., Yoshida, Y., Magasaki, R., & Amano, H. (2019). Level-Shifter-Less Approach for Multi-VDD SoC Design to Employ Body Bias Control in FD-SOI. : J. Monteiro, I. A. M. Elfadel, M. Sonza Reorda, H. F. Ugurdag, M. Maniatakos, & R. Reis (版), VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things - 25th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017, Revised and Extended Selected Papers (pp. 1-21). (IFIP Advances in Information and Communication Technology; 巻数 500). Springer New York LLC. https://doi.org/10.1007/978-3-030-15663-3_1

Level-Shifter-Less Approach for Multi-VDD SoC Design to Employ Body Bias Control in FD-SOI. / Usami, Kimiyoshi; Kogure, Shunsuke; Yoshida, Yusuke; Magasaki, Ryo; Amano, Hideharu.

VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things - 25th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017, Revised and Extended Selected Papers. 版 / José Monteiro; Ibrahim Abe M. Elfadel; Matteo Sonza Reorda; H. Fatih Ugurdag; Michail Maniatakos; Ricardo Reis. Springer New York LLC, 2019. p. 1-21 (IFIP Advances in Information and Communication Technology; 巻 500).

研究成果: Conference contribution

Usami, K, Kogure, S, Yoshida, Y, Magasaki, R & Amano, H 2019, Level-Shifter-Less Approach for Multi-VDD SoC Design to Employ Body Bias Control in FD-SOI. : J Monteiro, IAM Elfadel, M Sonza Reorda, HF Ugurdag, M Maniatakos & R Reis (版), VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things - 25th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017, Revised and Extended Selected Papers. IFIP Advances in Information and Communication Technology, 巻. 500, Springer New York LLC, pp. 1-21, 25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017, Abu Dhabi, United Arab Emirates, 17/10/23. https://doi.org/10.1007/978-3-030-15663-3_1
Usami K, Kogure S, Yoshida Y, Magasaki R, Amano H. Level-Shifter-Less Approach for Multi-VDD SoC Design to Employ Body Bias Control in FD-SOI. : Monteiro J, Elfadel IAM, Sonza Reorda M, Ugurdag HF, Maniatakos M, Reis R, 編集者, VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things - 25th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017, Revised and Extended Selected Papers. Springer New York LLC. 2019. p. 1-21. (IFIP Advances in Information and Communication Technology). https://doi.org/10.1007/978-3-030-15663-3_1
Usami, Kimiyoshi ; Kogure, Shunsuke ; Yoshida, Yusuke ; Magasaki, Ryo ; Amano, Hideharu. / Level-Shifter-Less Approach for Multi-VDD SoC Design to Employ Body Bias Control in FD-SOI. VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things - 25th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017, Revised and Extended Selected Papers. 編集者 / José Monteiro ; Ibrahim Abe M. Elfadel ; Matteo Sonza Reorda ; H. Fatih Ugurdag ; Michail Maniatakos ; Ricardo Reis. Springer New York LLC, 2019. pp. 1-21 (IFIP Advances in Information and Communication Technology).
@inproceedings{8756dc03b3f2448c9899780a8eaf78fd,
title = "Level-Shifter-Less Approach for Multi-VDD SoC Design to Employ Body Bias Control in FD-SOI",
abstract = "Level shifters to convert signal swings from low-voltage (VDDL) to high-voltage (VDDH) are required at the boundary of voltage domains in SoC employing multiple supply voltages. However, they cost delay, power and area in addition to increasing the complexity of physical design. This paper proposes a level-shifter-less (LSL) approach to use a reverse body bias (RBB) at pMOS transistors in the VDDH domain and superior threshold-voltage modulation capability of FD-SOI devices. Simulation results and measurements of a fabricated chip showed that the chip applying the LSL approach correctly operates at VDDL = 0.6 V and VDDH = 1.2 V under 2 V pMOS RBB while suppressing the static dc current in the VDDH domain. We also demonstrate that adaptive RBB control for pMOS can maintain effectiveness of this approach under process and temperature variations.",
keywords = "Body bias control, FD-SOI, Level shifter, Low power, Multi-VDD design, Variations",
author = "Kimiyoshi Usami and Shunsuke Kogure and Yusuke Yoshida and Ryo Magasaki and Hideharu Amano",
year = "2019",
month = "1",
day = "1",
doi = "10.1007/978-3-030-15663-3_1",
language = "English",
isbn = "9783030156626",
series = "IFIP Advances in Information and Communication Technology",
publisher = "Springer New York LLC",
pages = "1--21",
editor = "Jos{\'e} Monteiro and Elfadel, {Ibrahim Abe M.} and {Sonza Reorda}, Matteo and Ugurdag, {H. Fatih} and Michail Maniatakos and Ricardo Reis",
booktitle = "VLSI-SoC",

}

TY - GEN

T1 - Level-Shifter-Less Approach for Multi-VDD SoC Design to Employ Body Bias Control in FD-SOI

AU - Usami, Kimiyoshi

AU - Kogure, Shunsuke

AU - Yoshida, Yusuke

AU - Magasaki, Ryo

AU - Amano, Hideharu

PY - 2019/1/1

Y1 - 2019/1/1

N2 - Level shifters to convert signal swings from low-voltage (VDDL) to high-voltage (VDDH) are required at the boundary of voltage domains in SoC employing multiple supply voltages. However, they cost delay, power and area in addition to increasing the complexity of physical design. This paper proposes a level-shifter-less (LSL) approach to use a reverse body bias (RBB) at pMOS transistors in the VDDH domain and superior threshold-voltage modulation capability of FD-SOI devices. Simulation results and measurements of a fabricated chip showed that the chip applying the LSL approach correctly operates at VDDL = 0.6 V and VDDH = 1.2 V under 2 V pMOS RBB while suppressing the static dc current in the VDDH domain. We also demonstrate that adaptive RBB control for pMOS can maintain effectiveness of this approach under process and temperature variations.

AB - Level shifters to convert signal swings from low-voltage (VDDL) to high-voltage (VDDH) are required at the boundary of voltage domains in SoC employing multiple supply voltages. However, they cost delay, power and area in addition to increasing the complexity of physical design. This paper proposes a level-shifter-less (LSL) approach to use a reverse body bias (RBB) at pMOS transistors in the VDDH domain and superior threshold-voltage modulation capability of FD-SOI devices. Simulation results and measurements of a fabricated chip showed that the chip applying the LSL approach correctly operates at VDDL = 0.6 V and VDDH = 1.2 V under 2 V pMOS RBB while suppressing the static dc current in the VDDH domain. We also demonstrate that adaptive RBB control for pMOS can maintain effectiveness of this approach under process and temperature variations.

KW - Body bias control

KW - FD-SOI

KW - Level shifter

KW - Low power

KW - Multi-VDD design

KW - Variations

UR - http://www.scopus.com/inward/record.url?scp=85068991211&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85068991211&partnerID=8YFLogxK

U2 - 10.1007/978-3-030-15663-3_1

DO - 10.1007/978-3-030-15663-3_1

M3 - Conference contribution

AN - SCOPUS:85068991211

SN - 9783030156626

T3 - IFIP Advances in Information and Communication Technology

SP - 1

EP - 21

BT - VLSI-SoC

A2 - Monteiro, José

A2 - Elfadel, Ibrahim Abe M.

A2 - Sonza Reorda, Matteo

A2 - Ugurdag, H. Fatih

A2 - Maniatakos, Michail

A2 - Reis, Ricardo

PB - Springer New York LLC

ER -