Low-power technique for on-chip memory using biased partitioning and access concentration

Naoyuki Kawabe, Kimiyoshi Usami

研究成果: Conference article

6 引用 （Scopus）

抜粋

In this paper, we propose a low-power technique for on-chip memory using biased partitioning and access concentration (BPAC) technique. Memory array is partitioned into different size of two sub-arrays by inserting transfer-gate into a bit-line. When smaller array is accessed, larger array is electrically separated to reduce power. In addition, we perform code motion so that the code with higher access frequency be made to concentrate in the smaller sub-array. We applied BPAC technique to instruction memory of MPEG4 Codec LSI. Power consumption was reduced by 40%.

元の言語English
ページ（範囲）275-278
ページ数4
ジャーナルProceedings of the Custom Integrated Circuits Conference
出版物ステータスPublished - 2000 1 1
イベントCICC 2000: 22nd Annual Custom Integrated Circuits Conference - Orlando, FL, USA
継続期間: 2000 5 21 → 2000 5 24

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

文献にアクセス

フィンガープリント Low-power technique for on-chip memory using biased partitioning and access concentration' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

    • これを引用