Multi-voltage variable pipeline routers with the same clock frequency for low-power network-on-chips systems

Akram Ben Ahmed, Hiroki Matsutani, Michihiro Koibuchi, Kimiyoshi Usami, Hideharu Amano

研究成果: Article査読

2 被引用数 (Scopus)

抄録

In this paper, the Multi-voltage (multi-Vdd) variable pipeline router is proposed to reduce the power consumption of Networkon- Chips (NoCs) designed for Chip Multi-processors (CMPs). The multi- Vdd variable pipeline router adjusts its pipeline depth (i.e., communication latency) and supply voltage level in response to the applied workload. Unlike Dynamic Voltage and Frequency Scaling (DVFS) routers, the operating frequency remains the same for all routers throughout the CMP; thus, omitting the need to synchronize neighboring routers working at different frequencies. Two types of router architectures are presented: a Coarse- Grained Variable Pipeline (CG-VP) router that changes the voltage supplied to the entire router, and a Fine-Grained Variable Pipeline (FG-VP) router that uses a finer power partition. The evaluation results showed that the CG-VP and FG-VP routers achieve a 22.9% and 35.3% power reduction on average with 14% and 23% area overhead in comparison with a baseline router without variable pipelines, respectively. Thanks to the adopted lookahead mechanism to switch the supply voltage, the performance overhead is only 4.4%.

本文言語English
ページ(範囲)909-917
ページ数9
ジャーナルIEICE Transactions on Electronics
E99C
8
DOI
出版ステータスPublished - 2016 8 1

ASJC Scopus subject areas

  • 電子材料、光学材料、および磁性材料
  • 電子工学および電気工学

フィンガープリント

「Multi-voltage variable pipeline routers with the same clock frequency for low-power network-on-chips systems」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル