Novel high-speed low-power tri-state driver flip flop (TD-FF) for ultra-low supply voltage GaAs heterojunction FET LSIs

Tadashi Maeda; Keiichi Numata; Masatoshi Tokushima; Masaoki Ishikawa; Muneo Fukaishi; Hikaru Hida; Yasuo Ohno

Novel high-speed low-power tri-state driver flip flop (TD-FF) for ultra-low supply voltage GaAs heterojunction FET LSIs

Tadashi Maeda, Keiichi Numata, Masatoshi Tokushima, Masaoki Ishikawa, Muneo Fukaishi, Hikaru Hida, Yasuo Ohno

研究成果: Conference contribution

抄録

This paper describes a new GaAs static flip flop, called TD-FF (tri-state driver flip-flop), for ultra-low supply voltage GaAs heterojunction FET LSIs. The TD-FF operates at a data rate of 10 Gbps with 18 mW power consumption at 0.8 V supply voltage. The 10 Gbps power consumption is 1/5 of the minimum value reported for D-FFs so far. We also demonstrate a 1/8 static frequency divider IC using the TD-FF configuration. This IC operates up to 10 GHz with 38 mW at 0.8 V supply voltage.

本文言語	English
ホスト出版物のタイトル	Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)
編集者	Anon
出版社	Publ by IEEE
ページ	75-78
ページ数	4
ISBN（印刷版）	0780313933
出版ステータス	Published - 1993 12 1
外部発表	はい
イベント	Proceedings of the 15th Annual IEEE GaAs IC Symposium - San Jose, CA, USA 継続期間: 1993 10 10 → 1993 10 13

出版物シリーズ

名前	Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)

Other

Other	Proceedings of the 15th Annual IEEE GaAs IC Symposium
City	San Jose, CA, USA
Period	93/10/10 → 93/10/13

ASJC Scopus subject areas

Electrical and Electronic Engineering

他のファイルとリンク

フィンガープリント「Novel high-speed low-power tri-state driver flip flop (TD-FF) for ultra-low supply voltage GaAs heterojunction FET LSIs」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル

Maeda, T., Numata, K., Tokushima, M., Ishikawa, M., Fukaishi, M., Hida, H., & Ohno, Y. (1993). Novel high-speed low-power tri-state driver flip flop (TD-FF) for ultra-low supply voltage GaAs heterojunction FET LSIs. In Anon (Ed.), Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit) (pp. 75-78). (Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)). Publ by IEEE.

Novel high-speed low-power tri-state driver flip flop (TD-FF) for ultra-low supply voltage GaAs heterojunction FET LSIs. / Maeda, Tadashi; Numata, Keiichi; Tokushima, Masatoshi; Ishikawa, Masaoki; Fukaishi, Muneo; Hida, Hikaru; Ohno, Yasuo.

Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). ed. / Anon. Publ by IEEE, 1993. p. 75-78 (Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)).

研究成果: Conference contribution

Maeda, T, Numata, K, Tokushima, M, Ishikawa, M, Fukaishi, M, Hida, H & Ohno, Y 1993, Novel high-speed low-power tri-state driver flip flop (TD-FF) for ultra-low supply voltage GaAs heterojunction FET LSIs. in Anon (ed.), Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit), Publ by IEEE, pp. 75-78, Proceedings of the 15th Annual IEEE GaAs IC Symposium, San Jose, CA, USA, 93/10/10.

Maeda T, Numata K, Tokushima M, Ishikawa M, Fukaishi M, Hida H et al. Novel high-speed low-power tri-state driver flip flop (TD-FF) for ultra-low supply voltage GaAs heterojunction FET LSIs. In Anon, editor, Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). Publ by IEEE. 1993. p. 75-78. (Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)).

Maeda, Tadashi ; Numata, Keiichi ; Tokushima, Masatoshi ; Ishikawa, Masaoki ; Fukaishi, Muneo ; Hida, Hikaru ; Ohno, Yasuo. / Novel high-speed low-power tri-state driver flip flop (TD-FF) for ultra-low supply voltage GaAs heterojunction FET LSIs. Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). editor / Anon. Publ by IEEE, 1993. pp. 75-78 (Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)).

@inproceedings{07e3b1fa53db4fbf9c59b36c062b355e,

title = "Novel high-speed low-power tri-state driver flip flop (TD-FF) for ultra-low supply voltage GaAs heterojunction FET LSIs",

abstract = "This paper describes a new GaAs static flip flop, called TD-FF (tri-state driver flip-flop), for ultra-low supply voltage GaAs heterojunction FET LSIs. The TD-FF operates at a data rate of 10 Gbps with 18 mW power consumption at 0.8 V supply voltage. The 10 Gbps power consumption is 1/5 of the minimum value reported for D-FFs so far. We also demonstrate a 1/8 static frequency divider IC using the TD-FF configuration. This IC operates up to 10 GHz with 38 mW at 0.8 V supply voltage.",

author = "Tadashi Maeda and Keiichi Numata and Masatoshi Tokushima and Masaoki Ishikawa and Muneo Fukaishi and Hikaru Hida and Yasuo Ohno",

year = "1993",

month = dec,

day = "1",

language = "English",

isbn = "0780313933",

series = "Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)",

publisher = "Publ by IEEE",

pages = "75--78",

editor = "Anon",

booktitle = "Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)",

note = "Proceedings of the 15th Annual IEEE GaAs IC Symposium ; Conference date: 10-10-1993 Through 13-10-1993",

}

TY - GEN

T1 - Novel high-speed low-power tri-state driver flip flop (TD-FF) for ultra-low supply voltage GaAs heterojunction FET LSIs

AU - Maeda, Tadashi

AU - Numata, Keiichi

AU - Tokushima, Masatoshi

AU - Ishikawa, Masaoki

AU - Fukaishi, Muneo

AU - Hida, Hikaru

AU - Ohno, Yasuo

PY - 1993/12/1

Y1 - 1993/12/1

N2 - This paper describes a new GaAs static flip flop, called TD-FF (tri-state driver flip-flop), for ultra-low supply voltage GaAs heterojunction FET LSIs. The TD-FF operates at a data rate of 10 Gbps with 18 mW power consumption at 0.8 V supply voltage. The 10 Gbps power consumption is 1/5 of the minimum value reported for D-FFs so far. We also demonstrate a 1/8 static frequency divider IC using the TD-FF configuration. This IC operates up to 10 GHz with 38 mW at 0.8 V supply voltage.

AB - This paper describes a new GaAs static flip flop, called TD-FF (tri-state driver flip-flop), for ultra-low supply voltage GaAs heterojunction FET LSIs. The TD-FF operates at a data rate of 10 Gbps with 18 mW power consumption at 0.8 V supply voltage. The 10 Gbps power consumption is 1/5 of the minimum value reported for D-FFs so far. We also demonstrate a 1/8 static frequency divider IC using the TD-FF configuration. This IC operates up to 10 GHz with 38 mW at 0.8 V supply voltage.

UR - http://www.scopus.com/inward/record.url?scp=0027802727&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0027802727&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0027802727

SN - 0780313933

T3 - Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)

SP - 75

EP - 78

BT - Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)

A2 - Anon, null

PB - Publ by IEEE

T2 - Proceedings of the 15th Annual IEEE GaAs IC Symposium

Y2 - 10 October 1993 through 13 October 1993

ER -