Power supply noise suppression by optimizing on-die PDN impedance

Yoshinori Kobayashi, Ryota Kobayashi, Tatsuya Mido, Genki Kubo, Hiroki Otsuka, Hideyuki Fujii, Toshio Sudo

研究成果: Conference contribution

2 被引用数 (Scopus)

抄録

Power integrity design has been becoming important in the advanced CMOS digital systems, because power supply noise induces logic instability and electromagnetic radiation. Especially, anti-resonance peaks in power distribution network (PDN) due to the chip-package interaction induce the unwanted power supply fluctuation, and result in large electromagnetic radiation. In this paper, effects of damping condition of the total PDN impedance on power supply noise have been studied by adding variable on-die RC circuit to the intrinsic on-die RC circuit in chip PDN. Two types of test chips were designed with different variable on-die PDN impedances. By varying the values of on-die RC circuit, the simulated waveforms of power supply noises for the two test chips have been changed from oscillatory region to damped regions.

本文言語English
ホスト出版物のタイトル2012 2nd IEEE CPMT Symposium Japan, ICSJ 2012
DOI
出版ステータスPublished - 2012 12月 1
イベント2012 2nd IEEE CPMT Symposium Japan, ICSJ 2012 - Kyoto, Japan
継続期間: 2012 12月 102012 12月 12

出版物シリーズ

名前2012 2nd IEEE CPMT Symposium Japan, ICSJ 2012

Conference

Conference2012 2nd IEEE CPMT Symposium Japan, ICSJ 2012
国/地域Japan
CityKyoto
Period12/12/1012/12/12

ASJC Scopus subject areas

  • ハードウェアとアーキテクチャ
  • 電子工学および電気工学

フィンガープリント

「Power supply noise suppression by optimizing on-die PDN impedance」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル