Simulation of slow current transients and current compression in AlGaAs/GaAs HFETs

H. Ikarashi, K. Kitamura, N. Kurosawa, K. Horio

研究成果: Article

2 引用 (Scopus)

抜粋

Two-dimensional transient simulations of AlGaAs/GaAs HFETs are performed in which substrate traps and surface states are considered. When the drain voltage is raised abruptly, the drain current overshoots the steady-state value, and when it is lowered abruptly, the drain current remains at a low value, showing drain-lag behavior. Turn-on characteristics are also calculated when both the gate voltage and the drain voltage are changed abruptly, and quasi-pulsed I-V curves are derived from them. It is shown that the drain lag due to substrate traps could become a cause of so-called current compression of the HFETs. It is also shown that gate lag due to surface states could become a major cause of the current compression.

元の言語English
ページ(範囲)357-360
ページ数4
ジャーナルJournal of Computational Electronics
5
発行部数4
DOI
出版物ステータスPublished - 2006 12 1

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Atomic and Molecular Physics, and Optics
  • Modelling and Simulation
  • Electrical and Electronic Engineering

フィンガープリント Simulation of slow current transients and current compression in AlGaAs/GaAs HFETs' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用