Two-dimensional analysis of surface-state effects on turn-on characteristics in GaAs MESFET's

Kazushige Horio, Tomiko Yamada

研究成果: Article

57 引用 (Scopus)

抜粋

Surface-state effects on gate-lag or slow current transient in GaAs MESFET's are studied by two-dimensional (2-D) simulation. It is shown that the gate-lag becomes remarkable when the deep-acceptor surface state acts as a hole trap. To suppress it, the deep acceptor should be made electron-trap-like, which can be realized by reducing the surface-state density. Device structures expected to have less gate-lag, such as a self-aligned structure with n+ source and drain regions and a recessed-gate structure are also analyzed. An analysis of the possible complete elimination of gate-lag in these structures is given.

元の言語English
ページ(範囲)648-655
ページ数8
ジャーナルIEEE Transactions on Electron Devices
46
発行部数4
DOI
出版物ステータスPublished - 1999 1 1

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

フィンガープリント Two-dimensional analysis of surface-state effects on turn-on characteristics in GaAs MESFET's' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用