Ultra fine-grained run-time power gating of on-chip routers for CMPs

Hiroki Matsutani, Michihiro Koibuchi, Daisuk Ikebuchi, Kimiyoshi Usami, Hiroshi Nakamura, Hideharu Amano

研究成果: Conference contribution

46 引用 (Scopus)

抜粋

This paper proposes an ultra fine-grained run-time power gating of on-chip router, in which power supply to each router component (e.g., VC queue, crossbar MUX, and output latch) can be individually controlled in response to the applied workload. As only the router components which are just transferring a packet are activated, the leakage power of the on-chip network can be reduced to the near-optimal level. However, a certain amount of wakeup latency is required to activate the sleeping components, and the application performance will be degraded. In this paper, we estimate the wakeup latency for each component based on circuit simulations using a 65nm process. Then we propose four early wakeup methods to overcome the wakeup latency. The proposed router with the early wakeup methods is evaluated in terms of the application performance, area, and leakage power. As a result, it reduces the leakage power by 78.9%, at the expense of the 4.3% area and 4.0% performance when we assume a 1GHz operation.

元の言語English
ホスト出版物のタイトルNOCS 2010 - The 4th ACM/IEEE International Symposium on Networks-on-Chip
ページ61-68
ページ数8
DOI
出版物ステータスPublished - 2010 8 5
イベント4th ACM/IEEE International Symposium on Networks on Chip, NOCS 2010 - Grenoble, France
継続期間: 2010 5 32010 5 6

出版物シリーズ

名前NOCS 2010 - The 4th ACM/IEEE International Symposium on Networks-on-Chip

Conference

Conference4th ACM/IEEE International Symposium on Networks on Chip, NOCS 2010
France
Grenoble
期間10/5/310/5/6

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Hardware and Architecture
  • Electrical and Electronic Engineering

フィンガープリント Ultra fine-grained run-time power gating of on-chip routers for CMPs' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Matsutani, H., Koibuchi, M., Ikebuchi, D., Usami, K., Nakamura, H., & Amano, H. (2010). Ultra fine-grained run-time power gating of on-chip routers for CMPs. : NOCS 2010 - The 4th ACM/IEEE International Symposium on Networks-on-Chip (pp. 61-68). [5507560] (NOCS 2010 - The 4th ACM/IEEE International Symposium on Networks-on-Chip). https://doi.org/10.1109/NOCS.2010.16