Ultra-low-power-consumption heterojunction FET 8:1 MUX/1:8 DEMUX for 2.4-GBPS optical-fiber communication systems

Keiichi Numata; Masahiro Fujii; Tadashi Maeda; Masatoshi Tokushima; Shigeki Wada; Muneo Fukaishi; Masaoki Ishikawa

Ultra-low-power-consumption heterojunction FET 8:1 MUX/1:8 DEMUX for 2.4-GBPS optical-fiber communication systems

Keiichi Numata, Masahiro Fujii, Tadashi Maeda, Masatoshi Tokushima, Shigeki Wada, Muneo Fukaishi, Masaoki Ishikawa

研究成果: Paper › 査読

抄録

A gallium arsenide 8:1 multiplexer (MUX) and a 1:8 demultiplexer (DEMUX) for 2.4 Gbps optical communication systems have been developed. These LSIs employ a tree-type architecture using 2:1 MUXs/1:2 DEMUXs that is suitable for high-speed and low power operation but requires precise control of clock timing. To ensure timing margins, a new timing generator and clock buffer circuit have been developed. These LSIs operate at over 2.4 Gbps with 150-mW of power consumption at a supply voltage of 0.7 V.

本文言語	English
ページ	39-42
ページ数	4
出版ステータス	Published - 1995 12月 1
外部発表	はい
イベント	Proceedings of the 17th Annual IEEE Gallium Arsenide Integrated Circuit Symposium - San Diego, CA, USA 継続期間: 1995 10月 29 → 1995 11月 1

Other

Other	Proceedings of the 17th Annual IEEE Gallium Arsenide Integrated Circuit Symposium
City	San Diego, CA, USA
Period	95/10/29 → 95/11/1

ASJC Scopus subject areas

電子工学および電気工学

他のファイルとリンク

引用スタイル

Ultra-low-power-consumption heterojunction FET 8:1 MUX/1:8 DEMUX for 2.4-GBPS optical-fiber communication systems. / Numata, Keiichi; Fujii, Masahiro; Maeda, Tadashi; Tokushima, Masatoshi; Wada, Shigeki; Fukaishi, Muneo; Ishikawa, Masaoki.

1995. 39-42 Paper presented at Proceedings of the 17th Annual IEEE Gallium Arsenide Integrated Circuit Symposium, San Diego, CA, USA.

研究成果: Paper › 査読

Numata, Keiichi ; Fujii, Masahiro ; Maeda, Tadashi ; Tokushima, Masatoshi ; Wada, Shigeki ; Fukaishi, Muneo ; Ishikawa, Masaoki. / Ultra-low-power-consumption heterojunction FET 8:1 MUX/1:8 DEMUX for 2.4-GBPS optical-fiber communication systems. Paper presented at Proceedings of the 17th Annual IEEE Gallium Arsenide Integrated Circuit Symposium, San Diego, CA, USA.4 p.

@conference{6f1ba8ef952541a79db776995c53a605,

title = "Ultra-low-power-consumption heterojunction FET 8:1 MUX/1:8 DEMUX for 2.4-GBPS optical-fiber communication systems",

abstract = "A gallium arsenide 8:1 multiplexer (MUX) and a 1:8 demultiplexer (DEMUX) for 2.4 Gbps optical communication systems have been developed. These LSIs employ a tree-type architecture using 2:1 MUXs/1:2 DEMUXs that is suitable for high-speed and low power operation but requires precise control of clock timing. To ensure timing margins, a new timing generator and clock buffer circuit have been developed. These LSIs operate at over 2.4 Gbps with 150-mW of power consumption at a supply voltage of 0.7 V.",

author = "Keiichi Numata and Masahiro Fujii and Tadashi Maeda and Masatoshi Tokushima and Shigeki Wada and Muneo Fukaishi and Masaoki Ishikawa",

year = "1995",

month = dec,

day = "1",

language = "English",

pages = "39--42",

note = "Proceedings of the 17th Annual IEEE Gallium Arsenide Integrated Circuit Symposium ; Conference date: 29-10-1995 Through 01-11-1995",

}

TY - CONF

T1 - Ultra-low-power-consumption heterojunction FET 8:1 MUX/1:8 DEMUX for 2.4-GBPS optical-fiber communication systems

AU - Numata, Keiichi

AU - Fujii, Masahiro

AU - Maeda, Tadashi

AU - Tokushima, Masatoshi

AU - Wada, Shigeki

AU - Fukaishi, Muneo

AU - Ishikawa, Masaoki

PY - 1995/12/1

Y1 - 1995/12/1

N2 - A gallium arsenide 8:1 multiplexer (MUX) and a 1:8 demultiplexer (DEMUX) for 2.4 Gbps optical communication systems have been developed. These LSIs employ a tree-type architecture using 2:1 MUXs/1:2 DEMUXs that is suitable for high-speed and low power operation but requires precise control of clock timing. To ensure timing margins, a new timing generator and clock buffer circuit have been developed. These LSIs operate at over 2.4 Gbps with 150-mW of power consumption at a supply voltage of 0.7 V.

AB - A gallium arsenide 8:1 multiplexer (MUX) and a 1:8 demultiplexer (DEMUX) for 2.4 Gbps optical communication systems have been developed. These LSIs employ a tree-type architecture using 2:1 MUXs/1:2 DEMUXs that is suitable for high-speed and low power operation but requires precise control of clock timing. To ensure timing margins, a new timing generator and clock buffer circuit have been developed. These LSIs operate at over 2.4 Gbps with 150-mW of power consumption at a supply voltage of 0.7 V.

UR - http://www.scopus.com/inward/record.url?scp=0029484832&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029484832&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0029484832

SP - 39

EP - 42

T2 - Proceedings of the 17th Annual IEEE Gallium Arsenide Integrated Circuit Symposium

Y2 - 29 October 1995 through 1 November 1995

ER -

Ultra-low-power-consumption heterojunction FET 8:1 MUX/1:8 DEMUX for 2.4-GBPS optical-fiber communication systems

抄録

Other

ASJC Scopus subject areas

他のファイルとリンク

フィンガープリント

引用スタイル