Unbalanced buffer tree synthesis to suppress ground bounce for fine-grain power gating

Kimiyoshi Usami, Makoto Miyauchi, Masaru Kudo, Kazumitsu Takagi, Hideharu Amano, Mitaro Namiki, Masaaki Kondo, Hiroshi Nakamura

研究成果: Conference contribution

1 引用 (Scopus)

抜粋

This paper describes a new approach to reduce the ground bounce (GB) while keeping the wakeup time short for fine-grain power gating. We propose a novel algorithm to synthesize an optimal unbalanced buffer tree (UBT) that turns on parallel power switches with slight time differences. We have applied our algorithm to function units of a 32-bit microprocessor. Experimental results have revealed that our UBT gives better solution than the conventional daisy-chain approach in the space of wakeup time and GB. For example, in the ALU, our UBT suppressed the maximum GB voltage to 16mV which is 24% smaller than that of the parallel daisy chain, while keeping the wakeup time 0.6ns. In the 32b×32b multiplier, our UBT suppressed GB by 32% lower than the daisy chain but still kept the wakeup time 0.7ns. The microprocessor test chip with our UBT technique is successfully under operation.

元の言語English
ホスト出版物のタイトル2014 International Symposium on System-on-Chip, SoC 2014
編集者Ondrej Daniel, Peeter Ellervee, Dragomir Milojevic, Jari Nurmi, Tommi Paakki
出版者Institute of Electrical and Electronics Engineers Inc.
ISBN(電子版)9781479968909
DOI
出版物ステータスPublished - 2014 12 2
イベント2014 16th International Symposium on System-on-Chip, SoC 2014 - Tampere, Finland
継続期間: 2014 10 282014 10 29

出版物シリーズ

名前2014 International Symposium on System-on-Chip, SoC 2014

Conference

Conference2014 16th International Symposium on System-on-Chip, SoC 2014
Finland
Tampere
期間14/10/2814/10/29

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

フィンガープリント Unbalanced buffer tree synthesis to suppress ground bounce for fine-grain power gating' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Usami, K., Miyauchi, M., Kudo, M., Takagi, K., Amano, H., Namiki, M., Kondo, M., & Nakamura, H. (2014). Unbalanced buffer tree synthesis to suppress ground bounce for fine-grain power gating. : O. Daniel, P. Ellervee, D. Milojevic, J. Nurmi, & T. Paakki (版), 2014 International Symposium on System-on-Chip, SoC 2014 [6972438] (2014 International Symposium on System-on-Chip, SoC 2014). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISSOC.2014.6972438